Hardware Description Languages for FPGA Design
Completed by YUTING JIANG
August 25, 2020
36 hours (approximately)
YUTING JIANG's account is verified. Coursera certifies their successful completion of Hardware Description Languages for FPGA Design
What you will learn
Explain the role of HDLs in design entry and verification for FPGAs and ASICs
Utilize HDL software tools for FPGA development
Skills you will gain
- Category: Verification And Validation
- Category: Application Specific Integrated Circuits
- Category: Simulation and Simulation Software
- Category: Computer Programming
- Category: Simulations
- Category: Field-Programmable Gate Array (FPGA)
- Category: Hardware Design
