- Logic Gate
- Computer-Aided Design (CAD)
- Digital Design
- Boolean Algebra
VLSI CAD Part I: Logic
Completed by Viraj Bhanuka Ariyawangsha
June 19, 2024
23 hours (approximately)
Viraj Bhanuka Ariyawangsha's account is verified. Coursera certifies their successful completion of VLSI CAD Part I: Logic